Abstract-This paper describes the concept, architecture, development and demonstration of a real time, maximum likelihood Alamouti decoder for a wireless 4-transmit 4-receiver multiple input and multiple output (MIMO) Smart Antenna Software Radio Test System (SASRATS) platform. It is implemented on a Xilinx Virtex 2 Pro Field Programmable Gate Array (FPGA). Hardware, firmware, use of the Xilinx Core Generator Intellectual Property modules and experimental verification of the decoder are discussed.
I. INTRODUCTION
The proposed system implementation is developed on an existing MIMO Smart Antenna Software RAdio Test System (SASRATS) platform [1] , [2] designed to test and verify various space time architectures and algorithms. The 4 receivers complement a 4-transmitter space time (ST) encoding platform [3] designed and developed for real-time testing of ST coding schemes developed by Alamouti [4] and others mentioned in [5] . The primary objective is to increase system capacity and performance through the use of multiple antennas, employing spatial multiplexing and ST coding and decoding. Spatial multiplexing and diversity techniques are currently adopted in the IEEE 802.11n draft specification to fully exploit the benefit of MIMO channels.
The focus of this paper is on the digital baseband portion of the system, particularly the real-time implementation of the Alamouti decoder on a Xilinx Virtex 2 Pro FPGA. Other MIMO testbeds [6] , [7] typically perform post processing operations such as channel estimation and Alamouti decoding in Matlab after capturing large batches of data. Real-time implementation of a 2 × 1 Alamouti decoder was briefly described by [8] . Our work describes in detail, the real-time implementation of a maximum likelihood 2 × 2 Alamouti decoding implementation extending to a 2 × 4 system on the SASRATS platform.
II. OVERVIEW OF THE SASRATS ARCHITECTURE
The basic architecture of the SASRATS receivers is shown in Figure 1 GHz to an intermediate frequency of 70 MHz where digitization and bandpass sampling occurs. The output of the analog to digital converter is then fed into a digital down converter which digitally downconverts, decimates and filters the input data to produce baseband in-phase (I) and quadrature phase (Q) signals for further processing. The SASRATS receivers work asynchronously with the transmitters and we have developed and implemented real-time algorithms for carrier and symbol timing synchronization [9] and also channel estimation operations [10] in DSP and FPGA.
We adopt a feedforward approach through the use of known training symbols (data-aided) or preambles at the transmitter to resolve magnitude and phase ambiquities in Rayleigh flat fading channels. We assume that the channels change only slowly during the period between training preambles. A portion of the FPGA performs real-time channel estimation as described in [10] . In a 4-transmiter and 4-receiver (4 × 4) MIMO system, each receiver must estimate 4 distinct channels with a total of 16 channel estimates for 4 receivers.
III. OVERVIEW OF ALAMOUTI SCHEME
The Alamouti scheme is the only orthogonal space-time block code using complex signals for two transmit antennas which provides full diversity of 2 and full rate of 1. For more than two transmit antennas, the goal is to design transmission codes that achieve full diversity at the highest possible rate with low decoding complexity.
In our 2 × 2 MIMO implementation, we use two distinct training codes over 2 time multiplexed preamble slots at the transmitter. When one transmitter is sending training data in one time slot, the other is off. These 26-bit preambles are GSM training sequence codes (TSC) 0 and 1 [11] . The two transmitters then transmit 128 space-time encoded data symbols simultaneously before the cycle repeats. At the transmitter, the SASRATS transmitters are programmed to run a 2 transmit Alamouti encoding scheme, where two symbols, 0 and 1 , are transmitted simultanously from two transmitters at time instant . At time instant + , the symbols − * 1 and * 0 are transmitted simultanously from the transmitters where * represents the complex conjugate. The transmission matrix is represented by
The transmitted symbols travel through 2 independent channels ℎ 0 and ℎ 1 to a receiver where noises 0 and 1 are added to the received signals. ℎ 0 and ℎ 1 are complex multiplicative distortions assumed constant across two consecutive symbols. This is depicted in Figure 2 . It is shown in [4] that at the input of the combiner, the receive signals are given by
In our implementation [10] , a real-time FPGA based channel estimator produces the estimatesĥ 0 andĥ 1 and this information is fed to the combiner to yield two combined output signals˜0
The signals˜0 and˜1 are sent to the maximum likelihood (ML) detector so that ML estimatesˆ0 andˆ1 can be made of 0 and 1 . As we use PSK modulation of the symbols at the transmitter (equal energy constellations), the ML detector does not need channel estimates and the decision rule in the ML detector is simplified to choose iff
is the squared Euclidean distance between signals and .
The complexity of the combiner and ML detector depends on type of modulation. Binary phase shift keyed (BPSK) symbols are the simplest to detect. Detection of non equal energy modulation schemes require channel estimates in the ML detector and has higher complexity. The present work considers BPSK and QPSK implementations only.
Implementation of a MIMO 2 transmitter and 2 receiver Alamouti system, requires the estimation of 4 channels (ĥ 0 ,ĥ 1 ,ĥ 2 andĥ 3 ), 2 at each receiver as shown in Figure  2 . In this situation, the output of combiner yields 2 outputs
whereĥ 2 andĥ 3 are channel estimates from the second receiver. In the case of a 2 × 2 Alamouti implementation using PSK signals, the ML decoder remains unchanged except for the combiner. As seen from (4), the combiner output˜0 is actually the sum of˜0 from receiver 0 and 0 from receiver 1. Likewise,˜1 is actually the sum of˜1 from receiver 0 and˜1 from receiver 1. Thus a 2 × Alamouti implementation can be easily implemented by summing together the appropriate combiner outputs from receivers before feeding one ML detector. In an extended version of Alamouti for 4 transmitters [12] , full rate is achieved but the system is half rank (quasi-orthogonal) with some loss in diversity as transmitted symbols cannot be fully decoupled. Tarokh's STBC scheme [13] for 4 transmitters on the other hand, achieves complete orthogonality at half the full rate. Tarokhs scheme suffers no loss in diversity and receiver decoding is simpler as the transmitted symbols can be fully decoupled.
The decoding of the Alamouti encoded signals is a linear process and our SASRATS receiver system design implements the combiner and maximum likelihood detection on the Xilinx Virtex 2 Pro FPGA board using the Xilinx Integrated System Enviroment (ISE) Foundation design tool.
At the SASRATS receivers, the I and Q outputs are fed into a Xilinx University Program Virtex 2 Pro Development System board based on the Virtex 2 Pro XC2VP30 with 30,816 logic cells. This low cost development board from Digilent Inc. has four 20-bit wide ports which are ideal for our 4 receiver system.
The complete design is implemented using a top down hierarchical schematic entry approach on the Xilinx Integrated System Enviroment (ISE) Foundation design tool. VHDL code can also be integrated as a block with other schematic components if desired. We have also made extensive use of various Xilinx Core Generator intellectual property(IP) modules incorporated within the ISE Foundation toolset to shorten design cycle time.
IV. IMPLEMENTATION OF THE ALAMOUTI COMBINER AND ML DECODER
We begin by first describing the overall architecture of the Alamouti 2 × 1 decoding scheme for QPSK modulated received symbols as shown in Figure 3 . The architecture consists of several blocks; the precombiner, combiner, ML detector and output data formatter. The inputs into the pre-combiner block consist of 16-bit I and Q data and channel estimatesĥ 0 andĥ 1 which remain static for the duration of 128 data symbols. On receipt of the Data Valid (DV) pulse from the channel estimator, the pre-combiner circuitry latches to capture 0 and 1 over two symbol periods and calculates the complex conjugates of ℎ 0 ,ĥ 1 and 1 needed in the combiner. This is achieved by performing a two's complement operation on the imaginary parts ofĥ 0 ,ĥ 1 and 1 using the Xilinx Two's Complement IP module.
The combiner block as shown in Figure 4 The outputs˜0 and˜1, are then fed into the maximum likelihood (ML) detector processing block. The ML block consist of 2 parallel and independent sets of Euclidean distance calculators and minimum distance comparators as shown in Figure 3 where the decision statistics,˜0 and˜1 are processed independently. The Euclidean distance calculator block shown in Figure 5 first calculates in parallel, the difference between the symbol decision statistic and 4 prestored QPSK symbols (±0.707 ± 0.707). The real and imaginary parts of each symbol are then squared and added together. The 4 squared Euclidean distance outputs (A,B,C and D) are fed into the minimum Euclidean distance comparator block shown in Figure 6 .
The minimum Euclidean distance comparator is implemented using 6 two-input magnitude comparators. There are two outputs ( > , < ) from each comparator. The outputs from the various comparators are AND'ed together 
. Only one of the four outputs goes high when the criterion is met. Then the latched outputs are fed into two OR gates to decode the estimated QPSK symbol into bits. Thus each magnitude comparator forˆ0 orˆ1 has one 2-bit output which represents either 00, 01, 10 or 11.
The output data formatter places the bit estimates ofˆ0 andˆ1 in the correct time position resulting in a continuous serial bit output which can be stored and checked agaisnt the original serial bit stream sent at the transmitter for bit error rate measurements. The system outputs 4 bits for every pair of QPSK symbols received. The Alamouti 2 × 2 decoding scheme on our testbed is implemented by duplicating the pre-combiner and combiner blocks for the second receiver where the combiner outputs of both receivers are summed together in a multi-receiver summer block as defined by (4), as shown in Figure 7 , to form the new combined output˜0 and˜1 prior to ML detection. The same process is repeated for the Alamouti 2 × 3 and 2 × 4 schemes. In all cases, only one ML detector block is needed.
The same modular approach can be used to implement Tarokh's 4 × 1 orthogonal STBC [13] with some extensions to the receiver pre-combiner, combiner and ML detector design. Applying Tarokh's theory of complex generalised orthogonal designs [13] to a 4 × 4 scheme for example, requires the pre-combiner to store sets of 8 received symbols and 4 channel estimates per receiver prior to combining, ML detection and estimation of 4 symbols. Implementation is beyond the scope of this paper, but is straightforward. multiplexed GSM preambles TSC codes 0 and 1 respectively between data frames at 915 MHz. The two transmitters are programmed to transmit Alamouti space-time encoded data during the data frame. The modulation is BPSK and symbol rate is 1500 kbaud. In this experiment, a Hewlett Packard 11759B radio frequency channel simulator is programmed to generate two independent uncorrelated Rayleigh flat fading channels. 1048 kbit estimates from the output of the ML detector are captured by the NIDAQ card and compared with the actual transmitted bits in Matlab. Alamouti [4] assumes that they are constant across two consecutive symbols but in a practical implementation, this requirement is difficult to meet. In our experiment, it is assumed constant across the entire data frame of 128 symbols. We have verified in Matlab that at an average SNR value of 25 dB, there are virtually no errors proving the correct operation of the entire system on FPGA. The experiment was repeated with QPSK modulation of data symbols with similar results.
To test operation with more than one receiver, the SAS-RATS platform is reconfigured into a 2 × 2 MIMO system with the HP11759B removed as the channel simulator cannot generate more than 2 Rayleigh fading channels. In the lab, 4 antennas spaced sufficiently apart are connected to the transmitter outputs and receiver inputs. It was found that under these conditions, the channels at 915MHz are highly correlated and experience almost no fading. We are able to process the information from the FPGA to confirm operation of the ML space-time decoder. At a high SNR value of 30 dB, there are no errors despite highly correlated channels using both BPSK and QPSK modulated symbols. We have also tested the SASRATS platform configured as a 2 × 4 Alamouti MIMO system with excellent performance.
VI. CONCLUSIONS
We have described the implementation of a real time maximum likelihood Alamouti decoder for use on our MIMO platform implemented on an FPGA using the Xilinx ISE tool and Core Generator IP modules. We have also experimentally verified the operation of the decoder in a closed Alamouti 2×1 diversity scheme using an RF channel simulator and also in an open 2 × 2 and 2 × 4 antenna based system under correlated channel conditions.
